APR 2 6 200 ber 100 reperwork Reduction Act of 1995, no pers	Patent and Trademar	PTO/SB/08A (10-99) ved for use through 1/99. OMB 0651-0031 k Office: U.S. DEL MENT OF COMMERCE unless It displays a valid OMB control number.
The state of the s	C m	plete if Known
AMERICA MATION DISCLOSURE	Applicati n Number	09/851,181
1 '	Filing Date	May-08, 2001
STATEMENT BY APPLICANT		21

Sheet

First Named Invent r

**Group Art Unit** 

Examiner Name

Attorney Docket No.

RECEIVED

Theod re Vaida

PHAN

TRI

4),

2155-2661

APR 2 9 2004

**Technology Center 2100** 

		OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS	
Examiner Initials	Cite No.	Include name of author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, caalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where	т
TP	1	A C Compiler for a Processor with a Reconfigurable Functional Unit; Proceedings of the 37th ACM/IEEE Conference on Design Automation Conference, 2000 - Author(s) - YE et al.	1
TP	2	Using General-Purpose Programming Languages for FPGA Design; DAC 2000 - Author(s) - Hutchings et al.	/
TP	3	Reconfigurable Computing: Its Concept and a Practical Embodiment Using Newly Developed Dynamically Reconfigurable Logic (DRL) LSI; ASP-DAC 2000 - Author(s) - Masakazu Yamashina	/
TP	4	Reconfigurable Computing: What, Why and Implications for Design Automation; DAC 1999 - Author(s) - DeHorn et al.	/
TP	5	An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications; DAC 1999 - Author(s) - Meenakshi Kaul	/
TP	6	Dynamically Reconfigurable Architecture for Image Processor Applications; DAC 1999 - Author(s) - Alexandro Adario	/
17	フ	A Representation for Dynamic Graphs in Reconfigurable Hardware and its Application to Fundamental Graph Algorithms; FPGA 2000 - Author(s) - Lorenz Huelsbergen	1
TP	8	A Reconfigurable Multi-Function Computing Cache Architecture; DCNL Conference 2000 - Author(s) - Kim et al.	/
TP	9	Communicating Logic: An Alternative Embedded Stream Processing Paradigm; ASP-DAC 2000 - Author(s) - Imlig et al.	/
TP	10	The Application of Genetic Algorithms to the design of Reconfigurable Reasoning VLSI Chips; FPGA 2000 - Author(s) - Moritoshi Yasunaga	_
TP	1/	A Benchmark Suite for Evaluating Configurable Computing Systems - Status, Reflections, and Future Directions; FPGA 2000 - Author(s) - Kumar et al.	/
TP	12	A Scheduling and Allocation Method to Reduce Data Transfer Time by Dynamic Reconfiguration; Asia and South Pacific DAC 2000 - Author(s) - Kazuhito Ito	/
TP	13	An Architecture-Driven Metric for Simultaneous Placement and Global Routing for FPGA's; DAC 2000 - Author(s) - Chang et al.	

Examin r	- Judam	Dat	1/5/05
signature	WANK.	c nsider d	1/10/05

is and	index le Paperwor	k Reduction Act of	1995, no pers	Patent and Tradema	PTO/SB/08A (10-96) pred for use through the property of the pr
2 6 700 Under to Paperwork Reduction Act of 1995, no persons requ		Complete If Known			
LINE MATION DISCLOSURE			LOSIDE	Applicati n Numb r	09/851,181
STATEMENT BY APPLICANT		Filing Date	May-08, 2001		
		First Named Inv nt r	Th d r Valda		
		Group Art Unit	2455 2661		
		Examiner Name	TRI H. PHAN		
Sheet	2 .	of	2	Attorney Docket No.	LSIL-01-035 / 01-035

LSI Logic ASICs To Add Programmable-Logic Cores; http://www.eetimes.com/story/OEG19990729S0001; EE Times; July 29, 1999; 2 pages - Author(s) - MATSUMOTO

## **RECEIVED**

APR 2 9 2004

Technology Center 2100

Examiner signatur Dat consid r d 1/15/05